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Abstract. A binary comparator architecture is pro-
posed in this work for static logic to achieve both
low-power and high-performance operations. It also
presents a detailed timing performance and power anal-
ysis of various state-of-the-art comparator designs.
The main advantages of this design are its high speed
and power eciency maintained over a wide range
of operands size, which is useful at low-input data ac-
tivity environments. The proposed circuit design uses
minimum fan-in and fan-out logic gates for achiev-
ing high speed and low power dissipation. Utilizing
a 2-bit binary comparator circuit with minimum fan-
in and fan-out of logic gates (NAND-NOR), the archi-
tecture of a parallel binary comparator is proposed for
higher input operands by using a low radix multiplexer
and priority encoder. Further, to decrease the size
of the multiplexer and priority encoder by two times,
a general architecture is also proposed by using a 4-bit
binary comparator to reduce its complexity. The pro-
posed circuits are optimized in terms of the power con-
sumption and delay, which are due to low load capac-
itance, low leakages, and reduced dynamic power dis-
sipation. Each of the proposed circuits has its own
merits in terms of speed, power consumption, Power-
Delay Product (PDP). Its synthesis is done on 180 nm
as well as 90 nm CMOS technology using the Cadence
tool. The physical layout of the proposed architecture
using a 90 nm CMOS process (GPDK process) is also
obtained.
Keywords
Binary comparator, delay, power dissipation,
PDP, physical layout design, VLSI.
1. Introduction
In modern processors or digital systems, a binary
comparator is one of the basic and essential parts.
It is heavily used in various fundamental processes
of computing and communication, including sorting
of string, random number generation, and searching
of data [1], [2], [3] and [4]. The sorting operation
includes various comparison steps to arrange a large
amount of data in ascending or descending order.
The algorithm for object reorganization uses the com-
parisons on its key point localization stage [5]. A data-
intensive application such as 3D graphics and image
processing is also widely used by comparators [6].
The use of a binary comparator circuit is also observed
in a Digital Signal Processor (DSP) [7], application-
oriented processors, such as media processors [8], vi-
sion processors [7], [8], [9] and [10], etc. In modern ICs
design, a binary comparator circuit plays the key com-
ponent in Design For Testability (DFT), such as Built-
In Self-Test (BIST), the design of signature analyzer,
and parallel testing [11] for the Circuit Under Test
(CUT). For the next-generation communication sys-
tems, Multiple-Input-Multiple-Output (MIMO) tech-
nology has required high performance and low power
binary comparator systems for decoding of the MIMO
algorithms that required extensive comparisons of bi-
nary numbers [12]. For these applications in VLSI cir-
cuits, higher operand comparator designs are essential
nowadays. Apart from that, a comparison between two
operands is a critical operation in high-speed demand
for supercomputing. Therefore, high speed and low
power consumable binary comparator is a primary re-
quirement in modern VLSI design, and it should be
optimized carefully to develop fast and power-ecient
electronic systems. In the last decade, the design of low
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power, high speed, and area-ecient binary compara-
tors have received several design challenges [13]. Power
consumption and computational delay are important
factors in the design of digital systems. High compu-
tational delay and high switching activity will degrade
the circuit performance resulting in high power con-
sumption and lower circuit reliability, it causes shorten
the circuit's lifetime or increases its failure rate [14].
To design a binary comparator, the Manchester
chain adder is used to fulll the compare operation [15].
The drawback of the circuit is a slower response and
high power dissipation due to circuit complexity, and
it is not suitable for a high radix binary comparator.
To increase the speed, a comparator with a high-speed
adder is proposed in [16]. A low power binary com-
parator architecture was proposed in [17]. It is de-
signed by rippling from MSB to LSB of input operands
and minimize the power dissipation by dynamically
eliminating unnecessary computations. A digital com-
parator using dierent techniques such as half adder
and multiplexer is proposed in [18]. A 12-bit digital
comparator using multiplexer for high-speed applica-
tion is proposed in [19]. A 64-bit comparator based on
two-phase clocked dynamic CMOS logic was designed
with the concept of the pipelining structure of dy-
namic CMOS logic [20]. In [21], a single clock two-
phase binary comparator is studied. A binary com-
parator using dierent types of priority encoder and
multiplexer was presented in [22] and [23]. A Float-
ing Gate MOSFET (FGMOS) based 4-bit binary com-
parator was proposed in [24]. The above literature
of binary comparator architecture uses dynamic CMOS
logic to achieve high-performance operations, but it
consumes more power due to high data activity fac-
tors.
Recently, a tree-based structure of binary compara-
tor was proposed in [25], [26], [27], [28], [29], [30]
and [31] which uses the concept of carry merge tree
of parallel prex adder. A parallel binary compara-
tor based on the prex tree and XOR-XNOR circuit is
proposed in [32]. Its binary comparator design includes
the following modules: compare, pre-encoder, compres-
sion terminates, and decision module. The drawback
of this architecture is required large fan-in and fan-out
logic gates, which increases with the input operand size
of the comparator circuit. Therefore, computational
delay and power dissipation of this architecture expo-
nentially increases with the size of the operand of a bi-
nary comparator. In CMOS circuits with high fan-in
and fan-out logic gates, the circuit performance de-
grades eectively, i.e. circuit shows higher propagation
delay and higher power dissipation.
In this brief, a novel architecture for an ecient bi-
nary comparator circuit with minimum fan-in and fan-
out logic gates is designed for static logic to achieve
both low-power and high-performance operation, par-
ticularly at low-input data activity environments. Uti-
lizing the concept of 2-bit comparator [33], a general
2N-bit parallel architecture of the comparator system is
proposed for higher input operands with low radix mul-
tiplexer and priority encoder to achieve the minimum
dynamic power dissipation with high operating speed
due to low-input data activity environments. Further,
to decrease the size of the multiplexer and priority
encoder by two times, another 2N-bit parallel binary
comparator is proposed using a 4-bit comparator, low
radix multiplexer, and priority encoder. A 4-bit binary
comparator is designed with the help of an elemen-
tary 2-bit comparator. The comparator circuits are
simulated using 180-nm as well as 90-nm CMOS tech-
nology. The remaining brief is organized as follows.
In Sec. 2. the proposed design of elementary 2-bit
binary comparator is discussed. Section 3. presents
the proposed general structures of the parallel 2N-bit
binary comparator. Section 4. discusses the area
and time complexity proposed and the existing binary
comparator. Section 5. presents the result and dis-
cussion. Finally, Sec. 6. concludes the work.
2. Elementary 2-bit Binary
Comparator
2.1. Basic Design Principle
Comparison of a 2-bit binary number (A1A0) and
(B1B0) can be realized by following Boolean expres-
sion for Less (L), Greater (G), and Equal (E) signal:
G = A1E1 +X1A0E0, (1)
E = X1X0, (2)
L = E +G, (3)
where X = AB +A ·B and E = AB +AB.
Equation (1), Eq. (2) and Eq. (3) show the Boolean
expression for the comparator's output [32]. The gate-
level architecture of binary comparator, from above
equations, has numerous weaknesses such as fan-in
of logic-gates is directly proportional to the input
operand size of the binary comparator, causes high
power dissipation, and large propagation delay. It is
designed by AND-OR logic gates, thus increasing
the delay and reducing packing density of the chip as
compared with CMOS based NAND-NOR logic gate.
In Eq. (3), Signal 'L' is given by (E +G). It depends
on an equal and greater output signal so that the over-
all delay performance of the binary comparator circuit
is increased.
To enhance the performance, Gupta and Chauhan
proposed a 2-bit elementary structure of binary
comparator by re-design techniques [33] that oer
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independent fan-in of logic gates, and it is free
from AND-OR logic gates that convert entire logic into
NOR and NAND gates except XOR-XNOR logic gates.
The boolean expression for the proposed 2-bit binary
comparator is given by Eq. (4), Eq. (5) and Eq. (6) for
`L', `G' and `E' signal:
E = E1 + E0, (4)
G = (A1B1) · ((A0B0) + E1), (5)
L = (A1B1) · ((A0B0) + E1). (6)
Figure 1 presents the proposed 2-bit binary com-
parator architecture with minimum fan-in (2-input)
logic gate (NAND-NOR), which is designed by Eq. (4),
Eq. (5) and Eq. (6). It is generating all outputs inde-
pendently. All drawback of the comparator circuit [32]
is compensated by the proposed binary comparator.
So that the proposed comparator circuit can be e-

















Fig. 1: Gate level schematics of 2-bit binary comparator [33].
3. The General Structure
of The Proposed Binary
Comparator
In the previous section, we proposed an elementary
2-bit high-performance binary comparator. Now in this
section, we propose a generalized model for the binary
comparator to compare high radix binary operands by
utilizing the proposed 2-bit comparator circuit.
We consider 2N-bit input operands A and B, each
operand will be divided into 2-bit input data from LSB
to MSB and becomes a separate input of the individual
2-bit binary comparator. To identify the greater or less
for individual input data, perform the logic OR opera-
tion with L and G signal as shown in Eq. (7). The out-
put of each OR gate (PN−1, PN−2, . . . , P1, P0) becomes
an input of priority encoder that identies the rst
logic one from MSB to LSB of input data of priority
encoder. The output of the priority encoder is given
by (YR−1 ·YR−2 . . . Y1 ·Y0), where R is equal to log2 N .
Once we nd the rst logic one fromMSB to LSB of pri-
ority encoder inputs, we use the multiplexers of size N
into 1 to nd 2-bit data from input operands (A and
B) corresponding to the rst logic one. In the pro-
posed architecture, four multiplexers have been used
and the select line is controlled by an output signal
of the priority encoder (YR−1·YR−2 . . . Y1·Y0). By using
a multiplexer, we nd the 2-bit inputs for the compara-
tor i.e. (M1,M0) and (N1, N0) corresponding input
operands A and B as given in Eq. (8), Eq. (9), Eq. (10)
and Eq. (11). Finally, data M and N are an input
of the 2-bit comparator and its output G and L be-
comes a nal output for greater and less signal of pro-
posed 2N-bit binary comparator architecture, it is
given by Eq. (12) and Eq. (13). When both input
operandsA andB are equal, then the priority encoder's
output becomes zero. Therefore, the equal signal is
given by the NOR logic of the priority encoder's in-
put as given in Eq. (14). Figure 2, Fig. 3 and Fig. 4
show the proposed 2N-bit parallel binary comparator
architecture.
Pn = Ln +Gn, (7)
where n = 0 to N − 1.
M1 = A1 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A3 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−3 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−1 · (YR−1 · YR−2 . . . Y1 · Y0).
(8)
M0 = A0 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A2 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−4 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−2 · (YR−1 · YR−2 . . . Y1 · Y0).
(9)
N1 = B1 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B3 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−3 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−1 · (YR−1 · YR−2 . . . Y1 · Y0).
(10)
N0 = B0 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B2 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−4 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−2 · (YR−1 · YR−2 . . . Y1 · Y0).
(11)
G = (M1N1) · ((M0N0) +M1N1 +M1N1)). (12)
L = (M1N1) · ((M0N0) +M1N1 +M1N1)). (13)
E = ER−1 + ER−2 + · · ·+ E1 + E0. (14)
The proposed general architecture for the compara-
tor is shown in Fig. 2. We can observe that the size
of the multiplexer and priority encoder are directly
proportional to the size of the comparator along with
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Fig. 2: Proposed architecture-1 for 2N-bit binary comparator system using a 2-bit elementary binary comparator.
the size of an elementary 2-bit comparator. To de-
crease the size complexity or radix of multiplexer and
priority encoder, we can increase the size of elemen-
tary comparators, which is used to design the parallel
architecture of binary comparator.
Figure 3 shows the 4-bit binary comparator.
It is designed by using two proposed 2-bit elemen-
tary comparators, i.e. MSB and LSB comparator, in-
puts operands of the MSB comparator are A[1:0] and
B[1:0]. Similarly, the inputs of the LSB comparator
are A[3:2] and B[3:2]. Their output is (EM , GM , LM )
for MSB comparator and (EL, GL, LL) for LSB com-
parator. And its logic gates connection is described by
Eq. (15), Eq. (16) and Eq. (17).
2-bit  




















Fig. 3: The architecture for 4-bit binary comparator using
a 2-bit elementary binary comparator.
E = EM · EL. (15)
G = GL(EL ·GM ). (16)
L = LL(EL · LM ). (17)
To design the general architecture of binary com-
parator using 4-bit elementary comparator, i.e. shown
in Fig. 4, we consider 2N-bit input operands A and
B, each operand will be divided into 4-bit input
data from LSB to MSB and become a separate in-
put of the individual 4-bit binary comparator. To
identify the greater or less for individual input data,
perform the logic OR operation with L and G sig-





, . . . , P1, P0) becomes an input
of priority encoder, that is identied the rst logic
one from MSB to LSB of input data of priority en-
coder. The output of the priority encoder is given by
(YR−1 · YR−2 . . . Y1 · Y0), where R is equal to log2 N2 .
Once we nd the rst logic one from MSB to LSB
of priority encoder inputs, we use the multiplexers
of size N2 into 1, to nd 4-bit data from input operands
(A and B) corresponding rst logic one. In the pro-
posed architecture, eight multiplexers are used and its
select line is controlled by the output signal of the pri-
ority encoder (YR−1, YR−2, . . . , Y1, Y0). By using a mul-
tiplexer, we nd the 4-bit inputs for the compara-
tor, i.e. (M3,M2,M1,M0) and (N3, N2, N1, N0) cor-
responding input operands A and B, as given in
Eq. (19),Eq. (20), Eq. (21), Eq. (22), Eq. (23), Eq. (24),
Eq. (25) and Eq. (26). Finally, data M and N are
an input of the 4-bit comparator, and its output G
and L become a nal output for greater and less sig-
nal of proposed 2N-bit binary comparator architecture.
When both input operands A and B are equal, then
the priority encoder's output becomes zero. Therefore,
the equal signal is given by the NOR logic of the pri-
ority encoder's input as given in Eq. (14).
Pn = Ln +Gn, (18)
where n = 0 to N2 − 1.
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Fig. 4: Proposed architecture-2 for 2N-bit binary comparator architecture using a 4-bit binary comparator.
M3 = A3 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A7 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−5 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−1 · (YR−1 · YR−2 . . . Y1 · Y0).
(19)
M2 = A2 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A6 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−6 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−2 · (YR−1 · YR−2 . . . Y1 · Y0).
(20)
M1 = A1 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A5 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−7 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−3 · (YR−1 · YR−2 . . . Y1 · Y0).
(21)
M0 = A0 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+A4 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+A2N−8 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+A2N−4 · (YR−1 · YR−2 . . . Y1 · Y0).
(22)
N3 = B3 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B7 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−5 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−1 · (YR−1 · YR−2 . . . Y1 · Y0).
(23)
N2 = B2 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B6 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−6 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−2 · (YR−1 · YR−2 . . . Y1 · Y0).
(24)
N1 = B1 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B5 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−7 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−3 · (YR−1 · YR−2 . . . Y1 · Y0).
(25)
N0 = B0 · (Y R−1 · Y R−2 . . . Y 1 · Y 0)+
+B4 · (Y R−1 · Y R−2 . . . Y 1 · Y0) + · · ·+
+B2N−8 · (YR−1 · YR−2 . . . Y1 · Y 0)+
+B2N−4 · (YR−1 · YR−2 . . . Y1 · Y0).
(26)
4. Timing and Area
Complexity of Binary
Comparator
This section discusses the area and timing complex-
ity of the proposed architecture of two dierent binary
comparators. The rst architecture is a design by us-
ing a 2-bit elementary comparator, priority encoder,
and multiplexers. Its maximum critical path delay is
contributed by two 2-bit elementary comparators, n2 ·1
multiplexer, N · log2 N priority encoder and 2-input
OR gate. While in the second proposed architecture
of 2N-bit binary comparator, critical path delay is con-
tributed by two 4-bit elementary comparators, n4 · 1
multiplexer, N2 · log2
N
2 priority encoder and 2-input
OR gate. The rst proposed architecture of binary
comparator utilizes the area of (N + 1) number of the
2-bit binary comparator, four n2 · 1 multiplexer,
N · log2 N priority encoder, N number of two-input
OR gate and log2 N -input NOR gates. The second
proposed architecture utilizes the area of (N2 +1) num-
ber of the 4-bit binary comparator, four n4 · 1 multi-
plexer, N2 · log2 N priority encoder,
N
2 number of two-
input OR gate and log2
N
2 inputs NOR gate. Table 1
presents the area and time complexity of proposed ar-
chitectures of comparator circuits and compares with
existing literature of binary comparators [32]. Here
A2 ip bc and T2
i
p bc
represent the area and critical path
delay of the 2-bit binary comparator. A4 ip bc and T4
i
p bc


















the timing and area complexity of n2 ·1 and
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represent the critical path delay and area complexity
of N and N2 -bit priority encoder, respectively.
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Tab. 1: Timing and area complexity of proposed and existing 2N-bit comparators.
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Tab. 2: Simulation results of proposed and existing binary comparator circuits.
Reference Technology
Size Delay Power dissipation PDP Chip area
(bit) (ns) (µW) (10−15 J) (µm2)
Ref. [25]
180-nm 16 0.778 1714.81 1333.745 864.419
32 0.912 3098.13 2826.052 1710.393
64 1.181 5073.24 5991.446 3418.417
Ref. [32] Structure-1
180-nm 16 0.381 1526.91 580.867 667.494
32 0.512 2620.25 1340.861 1317.548
64 0.685 3979.90 2723.406 2624.689
Ref. [32] Structure-2
180-nm 16 0.424 1349.38 572.245 488.654
32 0.579 2444.19 1415.430 932.740
64 0.889 3676.61 3267.808 1915.356
Proposed 1
180-nm 16 0.4053 1071.825 434.4106725 853.22175
32 0.679 1909.91 1296.82889 1631.4435
64 0.7287 3476.96 2533.660752 3135.33975
Proposed 2
180-nm 16 0.39655 852.035 337.8744793 716.00775
32 0.4613 1591.23 734.034399 1454.46825
64 0.7805 3049.47 2380.111335 2876.50425
Proposed 1
90-nm 16 0.1743 342.395 59.6794485 280.43175
32 0.23065 657.045 151.5474293 566.5395
64 0.336 1561.16 524.54976 1133.64675
Proposed 2
90-nm 16 0.2135 295.895 63.1735825 232.74675
32 0.24465 517.39 126.5794635 477.41475
64 0.3864 1090.115 421.220436 946.314










Ref. [17] 0.18 µm 24 624 5.23 4.16 21.757 Very slow
Ref. [23] 0.18 µm 32 964 2.53 1.12 2.834
Dynamic clock is heavily
loaded with gated
number of transistors
Ref. [34] 0.35 µm 64 2456 17.54 1.93 33.852 High energy consumption
Ref. [25] 0.18 µm 64 3418 5.073 1.181 5.991 High power dissipation
Ref. [32] 0.18 µm 64 1915.356 3.68 0.889 3.272
Achieving fast speed
but high power dissipation
Proposed 1 0.18 µm 64 3135.339 3.476 0.7287 2.534
High speed with
less power dissipation
Proposed 2 0.18 µm 64 2876.504 3.0495 0.7805 2.380
High speed with
less power dissipation
Proposed 1 0.09 µm 64 1133.647 1.5612 0.336 0.525
High speed with
less power dissipation
Proposed 2 0.09 µm 64 946.314 1.0901 0.3864 0.421
High speed with
less power dissipation
5. Result and Discussion
The proposed binary comparator architectures with
dierent operands sizes (16, 32, and 64-bit) are
evaluated using a Cadence tool. For synthesis, we
used 180-nm as well as 90-nm CMOS technology.
Table 2 presents the synthesis results in terms of delay,
total power dissipation, and Power-Delay-Product
to measure the performance of the proposed design
concerning other candidate designs. Table 3 represents
the detailed analysis of the proposed and existing
architecture of binary comparator and discusses their
advantages and disadvantages in terms of low power
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Fig. 6: RTL schematics of proposed 16-bit binary comparator using a 4-bit elementary comparator.
and high-performance applications. The PDP will
be calculated by multiplying the critical path delay
with the power dissipation of the circuit. The RTL
schematics of proposed binary comparator architec-
tures (n = 16) are shown in Fig. 5 and Fig. 6.
Figure 7 and Fig. 8 show the physi-
cal layout design of proposed (n = 16)
binary comparator architectures using
a 90-nm CMOS process (90-nm GPDK). The simula-
tion waveform of proposed architecture 1 and 2 with
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Fig. 8: The physical layout of the proposed 16-bit binary comparator using a 4-bit elementary comparator.
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2,000 ns 3,000 ns 4,000 ns 5,000 ns 6,000 ns 7,000 ns 8,000 ns 9,000 ns 10,000 ns
Fig. 9: Simulation waveform of the rst proposed binary comparator circuit (32-bit).
0 ns 2,000 ns 4,000 ns 6,000 ns 8,000 ns 10,000 ns 12,000 ns
Fig. 10: Simulation waveform of second proposed architecture of binary comparator (32-bit).












S i z e  ( b i t )
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 R e f .  [ 3 2 ]  A r c h i t e c t u r e - 2 ,  1 8 0 - n m
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 P r o p o s e d  a r c h i t e c t u r e - 2 ,  9 0 - n m
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(b) Total power dissipation.
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S i z e  ( b i t )
 R e f .  [ 2 5 ] ,  1 8 0 - n m
 R e f .  [ 3 2 ]  A r c h i t e c t u r e - 1 ,  1 8 0 - n m
 R e f .  [ 3 2 ]  A r c h i t e c t u r e - 2 ,  1 8 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 1 ,  1 8 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 2 ,  1 8 0 - n m
(c) Power delay product.
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S i z e  ( b i t )
 R e f .  [ 2 5 ] ,  1 8 0 - n m
 R e f .  [ 3 2 ]   A r c h i t e c t u r e - 1 ,  1 8 0 - n m
 R e f .  [ 3 2 ]   A r c h i t e c t u r e - 2 ,  1 8 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 1 ,  1 8 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 2 ,  1 8 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 1 ,  9 0 - n m
 P r o p o s e d  a r c h i t e c t u r e - 2 ,  9 0 - n m
(d) Chip area.
Fig. 11: Performance parameters of proposed and existing binary comparators.
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32-bit operand size using the Verilog test bench
is shown in Fig. 9 and Fig. 10. As presented in
Fig. 9, the input operands a, b for 32-bit proposed
binary comparator architecture-1 are presented.
In the gure, lf , gf and ef represent less, greater
and equal output-bits of the proposed architec-
ture. The intermediate signal l[15:0] and g[15:0] are
16-bit data corresponding to each 2-bit elementary
comparator. The signal out[3:0] shows the out-
put of 16 to 4-bit priority encoder. It's become
a select line of four parallel 16 to 1 multiplexer
and its outputs are given by M1, M0, N1 and N0.
The 2-bit signal (M1, M0) and (N1, N0) become an in-
put of the 2-bit binary comparator to get the nal
result i.e. lf , gf and ef . Similarly, in Fig. 10, the input
operands a, b for 32-bit proposed binary comparator
architecture-2 are presented. In the gure, lf , gf and
ef represent less, greater and equal output-bits
of the proposed architecture. The intermediate
signal l[8:0] and g[8:0] are 8-bit data corresponding
to each 4-bit elementary comparator. The signal
out[2:0] shows the output of 16 to 4-bit priority en-
coder. It's become a select line of eight parallel 8 to 1
multiplexer and its outputs are given by M3, M2,
M1, M0, N3, N2, N1 and N0. The 4-bit signal
(M3, M2, M1, M0) and (N3, N2, N1, N0) become
an input of a 4-bit elementary binary comparator
to get the nal result.
The Power-Delay-Product (PDP) is the critical
parameter for comparison today. The benchmark-
ing based on PDP in Tab. 2 shows the superior-
ity of the proposed design. As reported in Tab. 2,
the proposed architecture-1 and 2 records 31.46 % and
39.89 %, respectively, less Power dissipation as com-
pared to the existing literature [25]. Although the de-
sign proposed in [32] performs better in terms of delay
alone when Power dissipation is taken into account,
the proposed design is better by 12.63 % and 23.37 %,
respectively and hence clearly outperforms both pro-
posed architecture. As shown in Tab. 2, the pro-
posed architecture-1 and 2 reduces PDP by 57.71 %
and 60.26 %, respectively, as compared to the existing
literature [25]. Although the design proposed in [32]
performs better in terms of delay alone, when PDP is
taken into account, the proposed architecture-1 and 2
is better by 22.46 % and 27.16 %, respectively.
The graphical representation of performance param-
eters in terms of delay, power dissipation, PDP, and
chip area are shown in Fig. 11(a), Fig. 11(b), Fig. 11(c),
and Fig. 11(d). Figure 11(a) shows the graph of crit-
ical path delay with dierent operands size of the bi-
nary comparator. One can observe from the plots that
there is a small trade-o seen in the case of both pro-
posed architectures with operands size. Whereas com-
parator [32] shows the higher trade-o as compared
to proposed. The power dissipation for the proposed
and existing architecture of binary comparator with
dierent word lengths is shown in Fig. 11(b). One can
observe from this gure that the total power consump-
tion is getting reduced eectively when compared with
existing literature. The plot of PDP versus operands
size has been shown in Fig. 11(c) for the proposed and
existing literature of binary comparator. It is demon-
strating that both proposed architectures are superior
in terms of PDP compared to the existing architec-
ture. This plot also shows that the PDP of the pro-
posed architecture is increased at a slower rate as com-
pared to reported literature, as shown in the gure.
Figure 11(d) shows the chip area versus operands size
of the binary comparator. From this gure, it can
be seen that the chip area of the proposed architec-
tures is comparable to others. Detailed analysis re-
veals that it is the most power-ecient design. Finally,
the proposed architectures are compared in terms of to-
tal power consumption, delay, PDP, and chip area as
compared with existing literature of binary compara-
tor. The main benets of this design are its high speed
and power eciency maintained over a wide range
of operands size, which is useful at low-input data ac-
tivity environments. Therefore, the proposed architec-
ture can be used to design modern processors or digital
systems for low power and high speed applications.
6. Conclusion
A novel strategy for low-power binary comparator ar-
chitecture design is presented in this work to achieve
both low-power consumption and high-performance
operation. The main advantage of this design is its
high speed and power eciency maintained over a wide
range of operands size, which is useful at low-input
data activity environments. This circuit design uti-
lizes minimum fan-in and fan-out logic gates. The el-
ementary 2-bit binary comparator is applied to de-
sign an architecture of parallel binary comparator for
higher input operands by using low radix multiplexer
and priority encoder. Further, to decrease the size
of the multiplexer and priority encoder by two times,
a general architecture is also proposed by using a 4-bit
binary comparator to reduce its complexity. The pro-
posed circuits are optimized in terms of power con-
sumption and delay, which are due to low load capac-
itance, low leakages, and reduced dynamic power dis-
sipation. Each of these circuits has its own merits in
terms of speed, power consumption, and Power-Delay
Product (PDP). The proposed comparators are also
compared with some recently reported designs using
identical technology. It is observed that the proposed
design records the best result in terms of PDP, and
it can be the design of choice in low-power, high-speed
digital systems. The proposed architecture is validated
using 180-nm CMOS technology. The overall PDP re-
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duces by 22.46 % and 27.16 %, corresponding to each
design (architecture-1 & -2) when compared to the ear-
lier reported comparator circuit [32]. The proposed ar-
chitecture can be used to design modern processors or
digital systems for low power and high speed applica-
tions.
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